The SHF Bit Pattern Generator (BPG) and Error Analyzer (EA) modules are units which can be used to form a complete 40G BERT (OC-768 BERT) or multi-channel 10G BERT (OC-192 BERT). They work broadband from 1.5 to 56 Gbps and in conjunction with our test and measurement modules, a system for producing and analyzing optical signals can be put together. It's a future-proof system which supports 100 Gigabit Ethernet developments based on multiple channel 25 GBps (28/32 Gbps) and 50 Gbps (56 Gbps) in addition to the standard 40 Gbps (43 Gbps). The setup and control is very easy, even though it's flexible and offers sophisticated features at the same time.
SHF received Frost & Sullivan's best practise award based on their research on bit error rate testers (see Frost & Sullivan's Press Release or SHF's Press Release).
SHF 12103 A | 28/32 Gbps Quad- & 56 Gbps Dual-Channel Pattern Generator
- Complementary synchronized data output channels
- Configurable as single (2 outputs) or dual channel (4 outputs)
- Broadband operation from 6 to 56 Gbps - Complementary synchronized subrate data output channels
- Configurable as dual (4 outputs) or quad channel (8 outputs)
- Broadband operation from 3 to 28 or 32 Gbps - Seven built-in PRBS patterns from 27-1 up to 231-1
- 1 Gbit user pattern memory
- Support for DQPSK hardware precoding
- Low jitter output signals
- Jitter-transparent (capable for jitter stress tests)
- Word frame trigger output for PRBS
- Programmable trigger output in user pattern mode
| 
|
SHF 12104 A | 28/32 Gbps & 56 Gbps Multi-Channel Bit Pattern Generator (BPG)
- Broadband complementary synchronized data output channels
- Up to 4 channels (8 outputs) broadband from 6 to 56 Gbps
- Up to 8 channels (16 outputs) broadband from 3 to 32 Gbps
- Please refer to below configuration table - Seven built-in ITU / CCITT PRBS patterns from 27-1 up to 231-1
- 1 Gbit user pattern memory
- Support for DQPSK hardware precoding
- Low jitter output signals
- Jitter-transparent (capable for jitter stress tests)
- Extensive clock provisioning
| 
|
SHF 11104 A
| 28/32 Gbps & 56 Gbps Multi-Channel Error Analyzer (EA)
- Broadband complementary data input channels
- Up to 4 channels (8 outputs) broadband from 6 to 56 Gbps
- Up to 8 channels (16 outputs) broadband from 3 to 32 Gbps
- Please refer to below configuration table - Seven built-in ITU / CCITT PRBS patterns from 27-1 up to 231-1
- All channels with individual computer controlled phase and threshold adjustment
- Individual clock inputs to enable multi-channel analysis at different bit rates (for selected configurations)
- Excellent input sensitivity and clock phase margin
- Quick auto-search for initial phase and threshold
- Continuous and burst mode (re-circulating loop) measurements
- Extensive clock provisioning
| 
|
| | No
32 Gbps | Dual
32 Gbps | Quad
32 Gbps | Octo
32 Gbps | |
|---|
| No
56 Gbps | |   | | | |
| Single
56 Gbps | | | | | |
| Dual
56 Gbps | | | | | |
| Quad
56 Gbps | | | | |
|
i: SHF 11104 A EA will feature individual clock inputs